
...the world's most energy friendly microcontrollers
21.4 Register Map
The offset register address is relative to the registers base address.
Offset
Name
Type
RW
W1
R
R
RW
RW
RW
RW
R
W1
W1
RW
RW
R
RW
Description
21.5 Register Description
21.5.1 LETIMERn_CTRL - Control Register (Async Reg)
For more information about Asynchronous Registers please see Section 5.3
(p. 18) .Offset
0x000
Reset
Access
Name
Bit Position
Bit
Name
Reset
Access
Description
31:13
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1
(p. 3)12
DEBUGRUN
0
RW
Debug Mode Run Enable
Set to keep the LETIMER running in debug mode.
Value
0
1
Description
LETIMER is frozen in debug mode
LETIMER is running in debug mode
11
RTCC1TEN
0
RW
RTC Compare 1 Trigger Enable
Allows the LETIMER to be started on a compare match on RTC compare channel 1.
Value
0
1
Description
LETIMER is not affected by RTC compare channel 1
A compare match on RTC compare channel 1 starts the LETIMER if the LETIMER is not already started
2011-04-12 - d0001_Rev1.10
300
www.energymicro.com